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We realize autonomous Boolean networks by using logic gates in their autonomous mode of operation on a
field-programmable gate array. This allows us to implement time-continuous systems with complex dynamical
behaviors that can be conveniently interconnected into large-scale networks with flexible topologies that
consist of time-delay links and a large number of nodes. We demonstrate how we realize networks with
periodic, chaotic, and excitable dynamics and study their properties. Field-programmable gate arrays define
a new experimental paradigm that holds great potential to test a large body of theoretical results on the
dynamics of complex networks, which has been beyond reach of traditional experimental approaches.
PACS numbers: 05.45.-a, 64.60.aq, 07.50.Ek
Dynamical networks have attracted considerable
attention because of their ubiquitous presence
in numerous fields,1,2 such as biology (cellu-
lar and metabolic networks, food webs, neu-
ral networks)3–6 and social sciences (mobile
communication networks, scientific collaboration
networks).7,8 Insight into the dynamics of net-
works comes predominately from studies of math-
ematical models and observations of real-world
networks as a test bed for theoretical results.
There is also need to realize networks in the lab-
oratory to test theoretical predictions in a con-
trolled environment. But hitherto, the difficulty
to connect a large number of dynamical nodes
has restricted experiments to coupling topolo-
gies with at most 20 nodes.9,10 As a solution,
computer algorithms have been used to man-
age the coupling between experimental dynam-
ical systems.11,12 Here, we present an approach
without computer-assisted coupling for the ex-
perimental realization of networks of potentially
large sizes using a field-programmable gate array
(FPGA)—an integrated circuit with millions of
reconfigurable logic gates. Using its autonomous
mode of operation, we implement continuous-
time dynamical systems with periodic, chaotic,
and excitable dynamics that can be coupled to
arbitrary topologies and display collective phe-
nomena such as synchronization.
I. INTRODUCTION
Logic gates on field-programmable gate arrays (FP-
GAs) can be assigned to arbitrary Boolean functions13
and interconnected to form Boolean networks, which
are used typically to model diverse biological processes,
such as gene and metabolism regulation,14–16 cell-cycle
dynamics,17 neural interactions,18 and social networks.19
The Boolean states of the nodes in a Boolean net-
work evolve in time according to logic functions.20 Typ-
ically, the dynamical state of the network is updated ei-
ther synchronously or asynchronously, where the Boolean
states of the nodes are updated according to their logic
functions simultaneously or successively with randomly
chosen updating order, respectively.21 These updating
strategies for the network dynamics simplify the mathe-
matical analysis22 and allow for exact numerical simula-
tions but are, in some regard, unrealistic.
For example, gene and metabolism regulation networks
are not updated by a discrete global clock in nature
and should, therefore, be modeled continuously in time
with dynamical updating of the the logic functions.23
To account for continuous temporal evolution, Boolean
delay equations (BDEs)24,25 and ordinary differential
equations26 have been introduced and the networks are
then referred to as autonomous Boolean networks (ABN).
A node in an ABN updates its Boolean state whenever
Boolean transitions are present at its inputs. Because of
the finite response time of the node, intermediate out-
put states have been numerically and experimentally ob-
served. The consequence of the autonomous operation
and the resulting non-ideal behavior of the gate is the ex-
istence of rich and complex dynamics, such as chaos27,28
and quasi-periodicity.29
FPGAs allow one to realize experimentally large ABNs
to test theoretical predictions23,26,29 of models of Boolean
networks. The experimental approach reveals dynamics
that is not predicted in theoretical studies, which usually
neglect non-ideal behaviors that may appear both in the
biological and electrical systems, such as the sigmoidal
activation functions of the gates, intrinsic parameter het-
erogeneity, and noise. Glass et al. have already identified
differences between the dynamics of an idealized model
and the electronic implementation of a simple Boolean
network.30
Realizing large ABNs on an FPGA also has the ad-
vantage of fast dynamics, where the network nodes evolve
with fast rise and fall times on the order of 300 ps. In con-
trast, a numerical simulation of an ABN requires multi-
ple calculations for the continuous rises and falls for each
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logic gate in the network, which usually takes time on the
order of milliseconds with current computer technology.
With our approach, the network dynamics are, therefore,
much faster generated than with the corresponding sim-
ulation.
In this article, we demonstrate the potential of FPGAs
to realize experimentally large-scale complex networks
with controllable node dynamics and arbitrary topology.
The networks are meta-networks consisting of intercon-
nected autonomous logic circuits—an electronic realiza-
tion of ABNs—that represent dynamical nodes with vari-
ous types of dynamics. We first introduce the FPGA and
its autonomous mode of operation. Then, we introduce
a Boolean phase oscillator and couple it to networks that
display phase synchronization. We continue by introduc-
ing an ABN that displays chaotic dynamics. Finally, we
realize ABNs with excitable dynamics that can be cou-
pled to large networks and synchronize with zero-time
lag in the presence of coupling time delays.
II. EXPERIMENTAL NETWORKS ON A CHIP
In this section, we introduce the main working prin-
ciples of FPGAs. We detail how to implement time-
continuous dynamical nodes (ABNs) and connect them
with time delay links into meta-networks.
A. Programmable Logic Gates
An FPGA has up to 2 million re-assignable logic gates
that generate high and low voltages VH,L corresponding
to the Boolean states 0 and 1. They can execute any of
the 2n possible logic functions, where n is the number
of inputs whose value is typically four or six depending
on the FPGA technology. For our experimental platform
(Altera Cyclone IV EP4CE115F29C7N), n = 4. Logic
operations with more inputs can be realized by combining
multiple logic gates.
The logic circuit—the logic gates and their
interconnection—is specified using a hardware de-
scription language, such as Verilog or VHDL.13 A
compiler optimizes and converts the logic design so that
it can be loaded on the FPGA, thereby specifying the
Boolean operation of each logic element and the manner
in which they are connected. These operations take as
little as a few seconds depending on the complexity of the
design. The flexibility, the speed, and the large number
of available logic gates render the FPGA a promising
platform for the realization of network experiments with
large network sizes and complex topologies.
B. Autonomous Mode of Operation
The mode of operation of the logic gates has important
implications for the dynamics of the logic circuit on the
FPGA. In most applications of FPGAs, they are used
in the synchronous operation with a clock period slow
enough so that all logic gates can settle to their Boolean
states between two consecutive clock cycles.13 Then, the
logic gates behave in a digital fashion consistent with the
Boolean algebra. In the autonomous mode of operation,
in contrast, the logic circuit displays an analog dynam-
ical evolution governed by the logic gates’ propagation
delays, gate activation function, and low-pass filtering
characteristics.27 These properties vary between the logic
gates on a chip because of manufacturing imperfections.
Consequently, two autonomous logic circuits of identical
layout that are realized on different regions on the FPGA
can display somewhat non-identical dynamics.
C. Design of Time Delay Links and Dynamical Nodes
To build dynamical networks, we identify a circuit de-
sign for the dynamical nodes and the network topology
using the built-in switching fabric of the FPGA. Direct
links can be realized with on-chip wires that have a de-
lay of a few tens of picoseconds, which can often be ne-
glected compared to the propagation delay of logic gates
τLG = (280± 10) ps (numeric values for the FPGA used
in our experiments). Links with substantially longer time
delay can also be realized by exploiting the finite propa-
gation time of logic gates. Specifically, time delay links
are built by cascading an even number of nk inverter
gates to achieve a time delay of τnk = nkτLG. A delay
line built from an even number of consecutive inverter
(NOT) gates transmits the logic state of the input to the
output. This construction can, however, alter the sig-
nal due to degradation effects.28 In principle, cascaded
buffer logic gates (executing the identity operation) can
also be used to build a delay line, but they introduce
larger degradation.31
Dynamical nodes are built by tailoring the autonomous
logic circuit. For example a unidirectional ring of
an odd number of autonomous inverter gates—a ring
oscillator32—generates periodic square-wave oscillations
useful for clock generation33,34 and for physical random
number generation by exploiting the inherent jitter.32,35
It is also possible to assemble logic gates executing other
Boolean operations to achieve more complex dynamics
such as chaos27 and type-II excitability.36
D. Hardware Description Language for an Autonomous
Boolean Network
In the following, we describe typical Verilog code to
demonstrate the flexibility in realizing physical design
with logic gates on an FPGA and creating networks. An
ABN with periodic dynamics is introduced in the next
section; its Verilog code reads
module my_osc(s_in,s_out);
wire [20:0] delay /*synthesis keep*/;
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assign delay[0] = delay[20] | s_in;
assign delay[1] = ∼ delay[0];
...
... =
...
...
assign delay[20] = ∼ delay[19];
assign s_out = delay[20];
endmodule
This module, called my_osc, describes an ABN with a
closed unidirectional chain of inverter (NOT) gates and
one OR gate. The NOT and OR logic operations are
generated with the ∼ and the | operators. The ABN has
an input and output s_in and s_out, respectively. The
directive /*synthesis keep*/ (for Altera FPGAs) guar-
antees that all logic gates involved with the name delay
are implemented by the compiler. Some logic gates would
be redundant in synchronous operation and would, there-
fore, be removed by the compiler. To realize an exper-
imental meta network with two of these ABNs, we con-
sider a module main in which we call two instanciations
of the periodic oscillators osc1 and osc2 as described by
the following hardware description
module main(out);
assign out = net1;
my_osc osc1(net2, net1);
my_osc osc2(net1, net2);
endmodule
The output net1 of the oscillator called osc1 is input
to oscillator osc2. The output net2 of osc2 is coupled
back, realizing a network of two mutually coupled (here
without time delays) dynamical nodes. The output port
of the FPGA, called out, is connected to net1; hence, it
will output the dynamics of the first network node. By
extending the Verilog code for the main module by a few
lines, networks of many nodes can be implemented easily.
Note that the definitions of the variables are required
at the beginning of the code and are omitted here. By
compiling this high-level logical hardware description and
loading it on the FPGA, we obtain a true physical (not
emulated) network.
III. PERIODIC DYNAMICS IN AUTONOMOUS
BOOLEAN NETWORKS
In this section, we show that periodic oscillators can be
realized and coupled to form networks, thereby achieving
phase synchronization. We adapt an existing ring oscil-
lator to ensure unidirectional and bidirectional coupling
and observe in-phase and anti-phase synchronization of
the oscillator depending on the coupling time delay.
A. Periodic Autonomous Boolean Network: Ring
Oscillators
A schematic representation of a ring-oscillator design is
shown in Fig. 1a. It comprises one inverter gate subject
to time-delayed feedback realized with nk (even num-
ber) inverter logic gates. Not shown are output buffer
gates through which the signals pass before they are
recorded by an oscilloscope. The design of the ring oscil-
lator prevents the existence of a Boolean fixed point that
satisfies simultaneously all inverter logic gates. It dis-
plays periodic square-wave oscillations that correspond
to a Boolean transition between VL and VH propagat-
ing through the ring twice per period.37 Its fundamental
oscillation frequency is fk = 1/[2(nk + 1)τLG].
Usually, ring oscillators are not designed to be coupled.
However, a simple modification by the addition of an OR
gate allows external Boolean transitions to be injected
into the feedback loop.
Using this modified design, we couple two ring os-
cillators uni-directionally as shown in Fig. 1a. They
are both realized with an identical number of inverter
logic gates nm + 1 = ns + 1 = 21; with frequencies
fm = (92.1±0.9) MHz and fs = (87.5±1.2) MHz, respec-
tively. Their frequencies differ because of the additional
OR gate in (s) and heterogeneity in the propagation de-
lay of the logic gates. As a result, the two oscillators are
not frequency-locked without coupling. However, when
the master oscillator (m) injects its output waveform into
the slave oscillator (s), phase- and frequency-locking is
achieved with frequency fm = fs = (92.2± 0.1) MHz, as
illustrated in Fig. 1b. Further confirmation of phase syn-
chronization is given in Fig. 1, where the phase portrait
(Vm(t), Vs(t−τ∗)) shows a straight line with slope of one
approximately. We measure the quality of synchroniza-
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FIG. 1. Experimental demonstration of unidirectional syn-
chronization of Boolean phase oscillators. a) Illustration of
the setup with master (m) and slave (s) oscillators. b) Tempo-
ral evolutions of the oscillators (m) and (s) showing in-phase
square-wave oscillations with period Tm,s = 10.9 ± 0.4 ns.
c) Evolution in phase plane (Vm(t), Vs(t− τ∗)). The time se-
ries are acquired with a high-speed oscilloscope (DSO80804A)
with 8 GHz bandwidth and 40 GSa/s sampling rate.
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tion by computing the cross-correlation coefficient be-
tween Vm and Vs, which is ρVmVs ≈ 0.995. A skew time
τ∗ ≈ 225 ps is used to compensate for the additional
propagation time of the OR gate, the difference in prop-
agation time of the two signals to the output port of the
FPGA to the oscilloscope, and for a small propagation
delay in the coupling.
The stable phase-locked dynamics corresponds to one
Boolean transition propagating in each oscillator with
constant relative phase shift. The OR gate used in (s)
leads to the creation of a Boolean transition in (s) when-
ever (m) generates a Boolean transition (VH,L → VL,H)
and (s) is in the VL state. This implies that multiple tran-
sitions can potentially propagate in (s) if (m) and (s) are
not phase locked. However, the most stable evolution
for (s) has a single transition propagating; this results
in Vs(t) adjusting to Vm(t − τ∗). Using an OR gate for
the coupling of ring oscillators prevents an accumulation
of Boolean transitions in (s): if one of the two inputs is
in VH , then a Boolean transition (VH,L → VL,H) in the
other input has no influence on the output of the OR
logic gate.
Interestingly, such a master-slave architecture realizes
a very efficient, yet simple, phase-locked loop (PLL) ar-
chitecture that does not require a voltage-controlled os-
cillator, a phase detector, or a complex digital design.38
B. Mutual Phase Synchronization of Ring Oscillators
With our modified ring architecture, we can also cou-
ple two ring oscillators bidirectionally, as illustrated in
Fig. 2a, with a flexible choice of the coupling time delays
τ12 and τ21.
When the coupling time delays are negligible τ12 ≈
τ21 ≈ 0 ns, the two oscillators are synchronized in phase,
as shown in Fig. 2b with the frequency of each oscillator
being slightly pulled from their respective free-running
frequencies f1 = (81.9 ± 0.7) MHz and f2 = (87.54 ±
0.7) MHz to a common frequency f = (87.7± 0.7) MHz.
The synchronization patterns change when time de-
lays along the links are included. The two ring oscilla-
tors displays either in-phase or anti-phase synchroniza-
tion depending on the coupling time delays τ12 and τ21
with respect to the period of the oscillators T1 ≈ 2τn1
and T2 ≈ 2τn2 . After a series of experiments, we iden-
tified that, when τ12 ≈ τ21 ≈ pτn1 ≈ pτn2 with p ∈ N
even (odd), the two oscillators are in-(anti-)phase syn-
chronized. To illustrate this, the temporal evolution of
each oscillator is shown for τ12 ≈ τ21 ≈ τn1 ≈ τn2 and
τ12 ≈ τ21 ≈ 2τn1 ≈ 2τn2 in Fig. 2c-d, respectively.
Interestingly, our experimental result on mutual syn-
chronization is reminiscent of phase synchronization
states predicted theoretically for two coupled Kuramoto
oscillators with time-delay feedback loops and links.39 In
their study, however, the periodic oscillator can oscillate
without the presence of time-delayed feedback, which is
not the case for our Boolean phase oscillator—without
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FIG. 2. Demonstration of bidirectional synchronization of
two Boolean phase oscillators. a) Boolean implementation of
the two oscillators labeled (1) and (2) built with n1 = n2 = 21
inverter gates and coupled by two links with time delays
τ12 ≈ τ21. b) Temporal evolution of each Boolean oscilla-
tor showing in-phase square-wave oscillations with identical
period T1 = T2 = 10.7 ± 0.4 ns for τij = 0 ns. The time
delay is due only to the on-chip wires connecting the two
oscillators, and can be neglected (τ12 ≈ τ21 ≈ 0). c)-d) Tem-
poral evolution for the oscillators with τ12 ≈ τ21 ≈ τn1 ≈ τn2
(τ12 = 6.2 ns, τ21 = 6.5 ns) and τ12 ≈ τ21 ≈ 2τn1 ≈ 2τn2
(τ12 = 11.7 ns, τ21 = 11.05 ns), respectively. The blue solid
lines show the experimental time series. The red dotted
lines show the dynamics of xbuf1 and xbuf2 from numerical
simulation of Eqs. (2)-(4) with τ1 = τ2 = 5.4 ns and mu-
tual time delays τ12, τ21 as stated above. The dimensionless
quantities xbuf1 and xbuf2 are scaled in amplitude and time
(V1,2 → xbuf1,2VH and t→ tTrise/ ln(2), with VH = 1.3 V and
Trise = 0.26 ns).
the time-delayed feedback, our Boolean oscillator reduces
to an OR and a NOT gate with a fixed Boolean state.
Similar behavior has been observed numerically for two
delay-coupled FitzHugh-Nagumo systems, each of which
is in the excitable regime, i.e., does not exhibit self-
sustained oscillations in the uncoupled case.40,41
In our experiments, the coupling mechanism is the
same in both the unidirectional and bidirectional case but
differs from typical Kuramoto oscillator, as it can be un-
derstood in terms of the exchange of Boolean transitions.
The OR gate in each oscillator generates Boolean tran-
sitions when the signal of an external Boolean transition
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is received. Simultaneously, each oscillator maintains a
single transition because of the stability associated with
a single transition propagating in each ring and the low
sensitivity of the OR gate.
C. Model for Ring oscillators
The dynamics of the electronic logic gates are usu-
ally modeled from first principles using SPICE models.42
Here we describe a piecewise-linear switching model
of our ABN adapted from previous models of genetic
networks29 and compare the theoretically predicted and
experimentally observed dynamics.
The dynamics of the ABN are modeled by considering
the continuous output variables of the nodes xi(t) and
the associated Boolean states Xi(t),
Xi(t) = 0 if xi(t) < xth; otherwise Xi(t) = 1, (1)
with the low and high Boolean values 0 and 1 and
threshold xth = 0.5. Specifically, the network in Fig. 2,
which consists of two OR gates with consecutive inverter
gates and two delay lines composed of consecutive in-
verter gates, can be described as two inverted OR (NOR)
Boolean functions with delayed feedback. We model the
dynamics of this setup, following the formalism intro-
duced by Glass et al.,29 and extending it by time delays
dx1
dt
= −x1 + NOR [X1(t− τ1), X2(t− τ2,1 − τ2)] , (2)
dx2
dt
= −x2 + NOR [X2(t− τ2), X1(t− τ1,2 − τ1)] , (3)
dxbuf1,2
dt
= −xbuf1,2 +X1,2(t), (4)
where NOR: {0, 1}×{0, 1} → {0, 1} denotes the inverted
OR operation on the Boolean states. The time delays
originate from chains of consecutive inverter gates in the
setup (τ1, τ2, τ12, τ21). The third equation describes
the temporal evolution of two buffer logic gates xbuf1
and xbuf2 that perform the Boolean identity operation on
X1(t) and X2(t); the buffer gates correspond to output
gates on the FPGA.
In Fig. 2b-d, the dotted red line denotes the solutions
obtained from the model for xbuf1 and xbuf2 by evolving
the analytical solution of the piecewise linear differential
equations between the switching of the NOR Boolean
function, similar to Ref. [29]. Apart from a low level of
amplitude noise in the experiment, the dynamics gen-
erated by the model agrees well with the experiment.
Both display waveforms with an exponential approach
to the Boolean states, similar rise times, and similar pe-
riodicity of the oscillations. The discrepancy between
model and experiment can be quantified via differences
in timing of transitions, which is a common measure in
autonomous Boolean systems,27 and amounts to average
values of 0.20 ns, 0.94 ns, and 0.49 ns for the waveforms in
Fig. 2b-d, respectively. The error is small in comparison
to the oscillation period of T = 10.7± 0.4 ns.
D. Discussion
Above in this section, we show that FPGAs are well
suited to realize coupled dynamical systems with peri-
odic dynamics. We assemble the periodic oscillators in
simple network motifs and observe phase synchroniza-
tion. Our experiments display interesting features that
are similar to general theoretical predictions of coupled
phase oscillators.43
Our approach is scalable to larger network sizes and
nodes of higher in-degree. For example, before inject-
ing the input signal into the oscillator, another logic
gate with multiple inputs can be used to combine and
pre-process multiple input signals from the neighboring
nodes.
A limitation of our current approach, however, is the
lack of control of the coupling strength. In our design,
the coupling is either on or off. In ongoing research, we
are developing an autonomous logic circuit to allow for
an adjustable coupling strength so that we can test the
various theoretical predictions involving a variation in the
coupling strength, such as chimera states44–46 and waves
on networks.47
IV. CHAOTIC DYNAMICS IN AUTONOMOUS
BOOLEAN NETWORKS
In addition to periodic oscillations, ABNs can display
chaos for topologies with multiple loops and multiple-
input logic functions.24,27,29,48 For example, Cavalcante
et al.,28 showed that chaos emerges in an ABN of two
XOR and one XNOR logic gates with links of incom-
mensurate time delays.
In this section, we show that an ABN with a simple
topology composed of an XNOR logic gate with three
delayed feedback lines also displays chaotic dynamics de-
pending on the time delay of the feedback lines.
A. Realization of a Small ABN with Complex Dynamics
Our design of a chaotic dynamical system is motivated
by a study of Ghil et al.,24 who demonstrated that com-
plex dynamics can emerge in a feedback system com-
prising one XOR logic gate with two delayed feedback
lines of incommensurate time delays τnk,nl as shown in
Fig. 3a. Theoretical analysis predicts a power-law in-
crease in time of the number of Boolean transition in this
circuit. Boolean transitions in the output of the XOR
gate are fed back to its input via the two incommensu-
rate delay lines and they trigger new Boolean transitions.
In fact, any single change of the input of an XOR logic
function leads to a change of the output value, which is
called maximum Boolean sensitivity.49
This situation, however, cannot occur in our exper-
imental ABN because of the finite bandwidth of logic
gates that limits the rate of Boolean transitions.27,28
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The low-pass filter effect erases transitions that are too
close to each other, a phenomenon called short-pulse re-
jection. Instead, Boolean transitions appear at unpre-
dictable time: A dynamical state referred to as Boolean
chaos.27
When realized with electronic logic gates, Ghil’s net-
work relaxes to a Boolean fixed state that satisfies the
XOR input-output relationship Vin = Vout = VL. This
fixed point is always reached after a transient time re-
gardless of the initial conditions and combinations of time
delays that we have tested. To observe other dynamics,
we need to design a similar network without a Boolean
fixed point. For this, we use an XNOR gate (instead
of an XOR) and three delayed feedback links, as shown
in Fig. 3. The generalization of the XNOR logic opera-
tion to more than two inputs corresponds to the inverted
parity operation on the Boolean input states.
When implemented on the FPGA, this ABN can dis-
play Boolean chaos for a range of values of time delays
for each of the three feedback links. Chaotic dynamics is
shown in Fig. 3c for feedback links with delays of τnk =
(2.8± 0.1) ns, τnl = (1.7± 0.1) ns, τnm = (0.56± 0.02) ns
(corresponding to nk = 10, nl = 6, nm = 2 inverter
gates, respectively). There is strong evidence of the
chaotic nature of the waveforms because the mechanism
of the generation of Boolean transitions is similar to
that of an ABN proven to be chaotic by Zhang et al.27
Other evidence is given by the measured fast-decaying
and quasi-unstructured autocorrelation function. How-
ever, for a rigorous proof of the chaotic nature, the wave-
forms should be analyzed more carefully.
B. Model for the Chaotic Oscillator
Similar to our considerations in Section III C, we model
the dynamics of the ABN with delay differential equa-
tions that switch between two piecewise linear right hand
sides
dx
dt
= −x+ XNOR [X(t− τ1), X(t− τ2), X(t− τ3)] ,
(5)
dxbuf
dt
= −xbuf +X(t), (6)
where x(t) and X(t) denote the continuous and Boolean
state of the XNOR logic gate, respectively, XNOR:
{0, 1} × {0, 1} × {0, 1} → {0, 1} denotes the inverted
XOR operation on three Boolean states and the time de-
lays originate from the consecutive inverter gates in the
setup. The second equation describes, similar to our con-
sideration in Eq. (4), the temporal evolution of a buffer
logic gate xbuf .
Figure 3d shows the dynamics obtained from the model
for xbuf (t), using similar time delays as in the experiment
and a threshold voltage of xth = 0.46 in Eq. (1). The nu-
merical dynamics of xbuf (t) can be compared to the ex-
perimental dynamics in Fig. 3c. Similar features in the
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FIG. 3. Experimental demonstration of chaotic dynam-
ics. a) ABN made of one two-input XOR gate with two time
delays τnk,nl , as proposed by Ghil et al.
24. b) ABN made
of one three-input XNOR gate with three delayed feedback
lines. This ABN does not have a Boolean fixed point be-
cause XNOR(1, 1, 1) = 0 and XNOR(0, 0, 0) = 1. Not shown
are output buffer gates that the signal is routed through
prior to the acquisition. c) Chaotic dynamics of the circuit
shown in b) for τnk = (2.8 ± 0.1) ns, τnl = (1.7 ± 0.1) ns,
and τnm = (0.56 ± 0.02) ns (nk = 10, nl = 6, nm = 2).
d) Numerical simulation of Eqs. (5)-(6) with parameters
τ1 = 3.11 ns, τ2 = 1.73 ns, τ3 = 0.597 ns. The dimension-
less quantity xbuf is scaled in amplitude and time (V → xVH
and t→ tTrise/ ln(2), with VH = 1.3 V and Trise = 0.26 ns).
two waveforms, such as irregular timing of transitions,
can be seen. However, the numerical simulation displays
a higher rate of transitions in comparison to the experi-
mental waveform, which returns to the Boolean states for
a longer time. In addition, the simulation displays chaos
only for narrow ranges of the feedback delays and thresh-
old voltage xth, whereas the experiment shows chaotic
dynamics consistently for large enough time delays. The
differences between experiment and simulations could be
due to state-dependency of the feedback delays in the
experiment28 and other non-ideal behaviors not captured
by the simplified model.
C. Transition to Chaos
The network displays chaos only when the time delays
of the feedback are sufficiently large. In this section, we
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FIG. 4. Dynamics of the oscillator shown in Fig. 3 for
feedback lines built from fixed numbers of inverter gates nl =
6, nm = 2, corresponding to τnl = (1.7 ± 0.1) ns, τnm =
(0.56 ± 0.02) ns, and different numbers nk. a) Fixed point
with voltage value between the two Boolean voltages VL,H
for nk = 0 corresponding to τnk of a few picoseconds. b)
Oscillatory dynamics with period T = 4.2 ± 0.3 ns for nk =
2 [τnk = (1.7± 0.1) ns]. c) Chaotic dynamics for nk = 10
[τnk = (2.8± 0.1) ns].
keep the two time delays τnl = τnl = (1.7 ± 0.1) ns and
τnm = τnm = (0.56 ± 0.02) ns fixed and only vary the
value of τnk . For short time delay τnk , however, regular
dynamics is observed. A feedback link of a direct on-
chip wire with only a few tens of picoseconds delay leads
to a steady-state dynamics. This is because two tran-
sitions propagating through that short feedback link in
the network will have a frequency that is higher than the
cut-off of the low-pass filter of the logic gates. Therefore,
the ABN cannot generate Boolean transitions without
falling into the previous scenario, thereby only produc-
ing a constant voltage at a value that is in between the
two Boolean voltage levels, as shown in Fig. 4a. With a
short value of the time delay, the threshold value Vth of
the XNOR gate is stabilized.
A feedback link of nk = 2 inverters, corresponding to
a time delay of τnk = (0.56 ± 0.02) ns, leads to periodic
oscillations, as shown in Fig. 4b. For this value of the
time delay, the longest feedback loop is large enough to
allow for a single Boolean transition to propagate, while
additional transitions cannot be generated by the XNOR
gate.
For larger values of nk, the system can display complex
dynamics such as quasi-periodicity or periodic oscilla-
tions with multiple harmonics. However, the observation
of these dynamics depends heavily on the experimental
conditions and their existence or the waveform proper-
ties may vary significantly when the system is moved to
different locations on the FPGA.
Finally, when the number of inverter gates used to real-
ize the feedback time delay reaches or exceeds a threshold
value nk = 10, the ABN displays Boolean chaos. A mea-
surement of the autocorrelation function calculated from
the ABN time series reveals a correlation time of 650 ps,
and the autocorrelation function decays almost to zero
for a lag time greater than 100 ns. The threshold value
nk at which the network displays chaos is sensitive to the
specific placement of the logic circuit on the FPGA.
D. Discussion
We demonstrate in this section that ABNs realized on
an FPGA can display chaotic dynamics. In agreement
with previous studies, our experiments show that the
non-ideal behavior of electronic logic gates plays an im-
portant role for the dynamics of ABNs.27,28 Short time
delays of the feedback loops lead to fixed points and sta-
ble periodic dynamics. Longer time delays lead to chaos.
As shown in Section III, it is possible to couple ABNs
with periodic oscillatory dynamics to meta-networks and
observe synchronization phenomena. However, realizing
similar experiments with chaotic ABNs is difficult: Inho-
mogeneities and inconsistencies in the autonomous mode
of operation of logic gates (propagation delays, low-pass
filter characteristics, electronic noise) result in signifi-
cant parameter mismatch when implementing multiple
copies of chaotic oscillators on the same FPGA. Conse-
quently, chaos synchronization has not yet been achieved
in our experiments. Nevertheless, Boolean chaos in
ABNs has several applications. For example, it has al-
ready been used for ultra-high-speed random number
generation48 and is also promising for chaos-based radar
applications.50,51
V. EXCITABLE DYNAMICS IN AUTONOMOUS
BOOLEAN NETWORKS
In this section, we demonstrate that ABNs can be de-
signed to exhibit excitable dynamics as an artificial neu-
ron and, when connected to a meta-network, they con-
stitute an artificial neural network. We previously used
this approach to build small neural-like networks36,52,
and here we show that we can implement larger networks
with random topologies, community structures, and large
in-degree of nodes. Building such systems can be useful
for understanding large-scale properties of neural systems
and for building ultra-fast neuromorphic systems.53
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A. Realization of an ABN with Excitable Dynamics
Excitability is a property of dynamical systems that
generate large excursions in phase space (spikes) in re-
sponse to small perturbations above a threshold, the
stimulus. Such dynamics is often detected for neurons.
Another feature of excitable systems is the refractory
phase of duration Tref , where the excitable system can-
not respond to stimuli. We implement excitable systems
with these two characteristic features using autonomous
logic gates on an FPGA.
An excitable system based on an ABN is shown
schematically in Fig. 5. The excitable node consists of
two pulse generators (PGs), which are autonomous logic
circuits that generate pulses of constant width in re-
sponse to a Boolean or continuous voltage that exceeds
the threshold voltage of logic gates. The two PGs gener-
ate the output voltage of the excitable system Vout and
the refractory voltage Vref , which indicates the refractory
phase.
We have shown by experiments and numerical
simulations36 of the excitable nodes that these two fun-
damental properties of neural systems (the pulse gener-
ation for above-threshold inputs and the refractory pe-
riod) leads to basic excitable dynamics that reproduces
dynamics of neural networks, such as cluster synchro-
nization, that have been observed previously in complex
neuronal models.52
The refractory mechanism is implemented with an
AND gate that receives inputs from an external input
voltage Vin and Vref . When the system is (not) in the
refractory phase, indicated by Vref = VH (Vref = VL),
the AND gate prevents (allows for) an external stimu-
lus to activate the PGs to generate output pulses Vout
and to excite the node. We can adjust the refractory
period of the excitable node by changing the width of
the pulse in Vref .
36 We implement an excitable Boolean
node on the FPGA and we observe its dynamics in re-
sponse to a single input stimulus. As shown in Fig. 5b
and c, the excitable node generates an output and a re-
fractory signal with pulse widths Tpulse = (1.12±0.06) ns,
Tref = (2.8 ± 0.1) ns and Tpulse = (2.8 ± 0.1) ns,
Tref = (5.6± 0.2) ns, respectively.
Our excitable node has only a single input Vin. How-
ever, in biological neural networks, the in-degree of nodes
can be much higher than unity. Therefore, we add an-
other autonomous gate that integrates and combines var-
ious incoming signals into a single stimulus. In the lit-
erature, such a pre-processing unit is referred to as the
synapse of the artificial neuron.53 Here, we use an OR
gate—similar to our experiments in Section III.
B. Dynamics of Neural-Like Networks of Boolean
Excitable Nodes
The flexibility of the FPGA allows us to, for example,
duplicate excitable Boolean nodes and assemble them
V  
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V  
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V  
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a)
c)b)
npulse
nref
FIG. 5. Excitable node using an ABN. a) Scheme of a single
excitable node composed of two pulse generators labeled by
integers npulse,ref characterizing the pulse width and refrac-
tory period: Tpulse,ref = npulse,refτLG. b)-c) Temporal evo-
lution of each pulse generator after a single stimulus of the
excitable node with b) npulse = 4 [Tpulse = (1.12± 0.04) ns]
and nref = 10 [Tref = (2.8± 0.1) ns] and c) npulse = 10
[Tpulse = (2.8± 0.1) ns] and nref = 20 [Tref = (5.6± 0.2) ns].
in a network of four distinct neural populations, as il-
lustrated in Fig. 6a,b. Dynamical properties of similar
networks of excitable systems with community structure
have been investigated theoretically54,55 because of their
relevance in analyzing neural circuits such as the thala-
mic circuitry embedded in the brain.56,57
In our experiment, each population consists of 20 ex-
citable nodes, totaling 80 nodes for the entire network.
The links within a population are connected with on-chip
wires on the FPGA so that the associated link time delays
are small. The nodes within a population are randomly
connected with probability p = 0.3. Between the popula-
tions, the links are realized with delay lines as defined in
Section II with value τ = (16.8± 0.6) ns and probability
of connection p = 0.015.
The dynamics of our artificial neural network is de-
scribed theoretically by Kanter et al.58,59 According to
the theory, the network dynamics is given by the net-
work topology of the community structure by the great-
est common divisor (GCD) of the sizes of directed loops.
In the network topology in Fig. 6, inspired by Fig. 1a
in Ref. [58], there are three directed loops of two, three,
and four neural populations, respectively. Therefore, the
theory predicts a number of synchronized zero-lag syn-
chronized clusters of GCD(2, 3, 4) = 1, i.e., all the pop-
ulations are predicted to be synchronized with zero time
lag.
The experimental dynamics of the network is reported
in the raster diagram of Fig. 6c, where each circle corre-
sponds to a pulse generated by a node. The dynamics of
the 80 nodes is acquired with an integrated measurement
system based on a processing unit on the FPGA with a
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timing resolution of ∼ 2 ns. When a pulse is generated
by an artificial neuron, its time is recorded and stored on
the FPGA on-chip memory.
We observe that all the artificial neurons of the four
populations generate pulse trains with period τ±∆τ with
∆τ = 5 ns. The dispersion ∆τ in the period of the pulse
trains originates from heterogeneities in the values of the
link time delays and limited resolution of our integrated
measurement system. The experimental network is con-
sidered to be in a near-zero-lag single synchronization
cluster, which is consistent with the theoretical predic-
tions. This experimental confirmation suggests that our
Boolean excitable nodes can be used generically to ob-
serve other collective phenomena in artificial neural net-
works.
C. Discussion
In this section, we measure synchronized neural activ-
ity in a neural network of 80 excitable nodes. We show
that ABNs can be used to build large meta-networks of
neural excitable dynamics. Various synchronization pat-
terns and more general dynamics are expected for high in-
D01-20
C41-60
B21-40
D61-80
a) b)
c)
τ
τ τ
τ
τ
τ
FIG. 6. (Color online) Experimental demonstration of ex-
citable dynamics. a) Topology of four coupled populations
that involves loops of four, three and two elements. (b)
Implemented topology, where nodes of the same (different)
populations are connected with directed links with proba-
bility Pintra = 30% (Pinter = 1.5%). Nodes within a pop-
ulation are strongly coupled with negligible link delay and
nodes of different populations are loosely coupled with signif-
icant time delay τ . An initial pulse is sent to one node to
perturb the network out of its quiescent state. (c) Raster
diagram of the network for nτ = 60 [τ = (16.8± 0.6) ns],
npulse = 4 [Tpulse = (1.12± 0.04) ns], and (b) nref = 20
[Tref = (5.6± 0.2) ns].
degrees of nodes and for a different choice of the synapses
than an OR gate. For example, the flexibility of the logic
function will allow for implementation of inhibiting con-
nections.
Besides potential insights into neurodynamics, our ex-
citable Boolean node may become invaluable for neuro-
inspired computing, such as reservoir computing,60 espe-
cially because the nanosecond time-scale of the dynamics
will allow for fast processing rates.
VI. CONCLUSION
We demonstrate that an FPGA is a versatile exper-
imental platform to conduct integrated experiments on
the dynamics of complex networks. When assembling
logic gates in their autonomous mode of operation, one
can create autonomous Boolean networks (ABNs) that
display rich and complex dynamics such as periodic oscil-
lations, chaos, and excitable dynamics. The ABNs with
these dynamics can be further coupled with time-delay
links to form autonomous Boolean meta-networks that
are used to conduct experiments on collective phenom-
ena.
We propose Boolean analogies of three paradigmatic
configurations arising in nonlinear dynamics: (i) phase
synchronization in simple network motifs of oscillatory
systems, (ii) chaotic dynamics, and (iii) synchronization
phenomena in networks of excitable systems. These three
sets of experiments pave the way towards filling the gap
between the theory of dynamic networks and desirable
experiments, since our approach allows for the realization
of large networks with arbitrary topologies on an FPGA.
Nevertheless, our approach still presents many tech-
nical and scientific challenges. For example, the exper-
imental extraction of data from each node is only par-
tially solved for networks of excitable systems using the
data acquisition capabilities of FPGAs. The greatest
challenge in using FPGAs for network experiments is
to find the Boolean analogy for the desired dynamical
node and the coupling while satisfying technological con-
straints imposed by the FPGA platform.
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